

# Properties of oxide deposited on c-plane AlGaN/GaN heterostructure

A.V. Vert and S. Rajan

GaN-based metal-insulator-field effect transistors are very promising for high-voltage power switching applications because of low gate leakage current, low interface state density, and the ability to achieve enhancement mode devices. In this reported work, properties of the SiO<sub>2</sub>/AlGaN interface were characterised using capacitors fabricated on polar c-plane (0001) AlGaN/GaN heterostructures for two different oxide deposition conditions. Using capacitance-voltage measurements, it was possible to determine the interface fixed charge density for 500 and 900°C oxide deposition temperatures. The measured interface charge density data will be useful for the design of normally-off AlGaN/GaN transistors with silicon dioxide gate insulator.

**Introduction:** AlGaN-based heterostructure devices are very attractive for high-power switching applications owing to large bandgap, high breakdown voltages and high-density, high-mobility charge leading to low on-state resistance [1–3]. The lower switching time of such devices reduces power dissipation and higher cutoff frequency allows operating them at higher switching frequencies, reducing the overall size of the power conversion modules. In many cases, in order to design a polar gallium nitride device very precise knowledge of material properties and interface charges is required. Interface properties between dielectric and gallium nitride or aluminium gallium nitride materials depend greatly upon deposition conditions and deposition temperature.

For power switching system designs it is preferable to use normally-off devices. Normally-off AlGaN/GaN devices were realised by the incorporation of the negative charges and the gate recess [4–6]. However, the high polarisation charge in the AlGaN/GaN system makes it difficult to obtain a high positive threshold voltage with low gate leakage and low on-resistance. The use of gate insulators provides a promising method to increase the threshold voltage of transistors while maintaining low gate leakage and low on-resistance.

The SiO<sub>2</sub> on AlGaN/GaN system has been used in the past for MISFET-type devices [7]. However, a careful study of interface charges and barrier height has not been carried out. The interface charges especially play a very important role in shifting the threshold voltage of the transistor, and are therefore crucial in the design of normally-off power-switching AlGaN/GaN HEMTs.

In this work, we estimate the fixed interface charge density at the oxide-semiconductor interface for both high-temperature oxide (HTO) and low-temperature oxide (LTO) using measurements on C-V structures.

**Experiment:** The AlGaN/GaN heterostructure consisted of 30 nm Al<sub>0.27</sub>Ga<sub>0.73</sub>N on 1 μm GaN, grown on SiC substrate by metal organic chemical vapour deposition. A 100 nm SiO<sub>2</sub> layer was deposited by low-pressure chemical vapour deposition using dichlorosilane and nitrous oxide precursors at two different temperatures, 500 and 900°C. Ohmic contacts were formed to the structure by etching oxide and annealing the Ti/Al/Ti/Au metal stack. Circular capacitors pads (250 μm in diameter) were deposited on the oxide surface using several metals: Ti, Ni and Pt. The SiO<sub>2</sub> dielectric layer was thinned before metal deposition for some capacitors to yield capacitors with different oxide thicknesses in the range between 20 and 100 nm.

**Results:** Capacitance-voltage (C-V) measurements were performed using an Agilent 4284A impedance analyser at a measurement frequency of 100 kHz. Bias voltage was swept from -60 to +0 V to find the threshold voltage of the depletion of the two-dimensional electron gas (2DEG). The threshold voltage was defined as a voltage when 2DEG starts to disappear, as shown in Fig. 1 for the example of the capacitor with 38 nm-thick SiO<sub>2</sub> layer and Pt electrode. Threshold voltages for the capacitors with different oxide thicknesses and different electrode metals were measured, Fig. 2. The slope of the threshold voltage is proportional to the electric field in the SiO<sub>2</sub> dielectric layer, which is smaller in the case of 900°C (HTO), than the same structure with 500°C (LTO) oxide. This assumes that the electric field in the oxide does not depend on the thickness of the oxide layer.




Fig. 1 Capacitance-voltage characteristic of Pt/SiO<sub>2</sub>/AlGaN/GaN capacitor with 38 nm-thick layer of 900°C SiO<sub>2</sub> (threshold voltage -14 V)




Fig. 2 Threshold voltage dependence on oxide thickness (two structures with 500°C (LTO) and 900°C (HTO) oxide shown)

The value of threshold voltage extrapolated to zero thickness of the oxide was following the capacitor electrode metal work function, but the measurement error was too high to determine it precisely. Capacitors with Pt electrodes showed less negative threshold voltage (higher barrier between metal/oxide) than capacitors with a Ti electrode. The potential barrier of capacitors with an Ni electrode was in between.

The linear relationship between threshold voltage and oxide thickness also allows us to determine the field in the oxide at the pinch-off. This field is given by

$$F_{OX} = \frac{n_s - \sigma_s}{\epsilon_0}$$

where  $F_{OX}$  is the electric field in the oxide,  $n_s$  is the depleted channel charge, and  $\sigma_s$  is the oxide-semiconductor interface charge. The total depleted channel charge,  $n_s$ , was found to be  $9 \times 10^{12} \text{ cm}^{-2}$  from the C-V measurements of the AlGaN/GaN sample before oxide deposition. We have estimated the interface negative charge to be  $-0.6 \times 10^{12} \text{ cm}^{-2}$  and  $-4.5 \times 10^{12} \text{ cm}^{-2}$  for the LTO and HTO cases, respectively. Since the capacitance remains flat between pinch-off and open-channel conditions, we can assume that the interface charge density remains constant at different bias conditions, which is an important factor in the device design.




Fig. 3 Conduction band potential diagrams when 2DEG depleted, calculated for different fixed charges and oxide layer thicknesses (Ti metal electrode used as capacitor plate)

In Fig. 3, we show calculated band diagrams after inserting these interface charges at the AlGaN/SiO<sub>2</sub> interface. In these band diagrams, we

assume that the conduction band offset at the AlGa<sub>N</sub>-SiO<sub>2</sub> interface is given by the electron affinity difference. The surface barrier is given by the difference between the electron affinity of SiO<sub>2</sub> and the workfunction of the respective metal (in this case Ti).

*Conclusion:* Metal oxide structures (MOS) were fabricated and characterised on polar, c-plane AlGa<sub>N</sub> surfaces of AlGa<sub>N</sub>/Ga<sub>N</sub> heterostructure. Capacitance-voltage measurements of SiO<sub>2</sub>/AlGa<sub>N</sub>/Ga<sub>N</sub> capacitors indicate that dielectric/AlGa<sub>N</sub> interface has a fixed charge. The amount of the fixed charge depends on the deposition conditions of the dielectric. These results show that tuning of the dielectric/AlGa<sub>N</sub> surface provides capability to change the threshold voltage of the dielectric/AlGa<sub>N</sub>/Ga<sub>N</sub> device.

© The Institution of Engineering and Technology 2008  
25 March 2008

*Electronics Letters* online no: 20080839  
doi: 10.1049/el:20080839

A.V. Vert and S. Rajan (*Semiconductor Technology Lab, General Electric Global Research Center, Niskayuna, NY, USA*)

E-mail: vertiatc@research.ge.com

## References

- 1 Saito, W., Takada, Y., Kuraguchi, M., Tsuda, K., Omura, I., Ogura, T., and Ohashi, H.: 'High breakdown voltage AlGa<sub>N</sub>-Ga<sub>N</sub> power-HEMT design and high current density switching behavior', *IEEE Trans. Electron Devices*, 2003, **50**, pp. 2528–2531
- 2 Wu, Y., Saxler, A., Moore, M., Smith, R., Sheppard, S., Chavarkar, P., Wisleder, T., Mishra, U., and Parikh, P.: '30-W/mm Ga<sub>N</sub> HEMTs by field plate optimisation', *IEEE Electron Device Lett.*, 2004, **25**, pp. 117–119
- 3 Kumar, V., Lu, W., Schwindt, R., Kuliev, A., Simin, G., Yang, J., Khan, M.A., and Adesida, I.: 'AlGa<sub>N</sub>/Ga<sub>N</sub> HEMTs on SiC with *F<sub>t</sub>* of over 120 GHz', *IEEE Electron Device Lett.*, 2002, **23**, pp. 455–457
- 4 Saito, W., Takada, Y., Kuraguchi, M., Tsuda, K., and Omura, I.: 'Recessed gate structure approach toward normally off high-voltage AlGa<sub>N</sub>/Ga<sub>N</sub> HEMT for power electronics applications', *IEEE Trans. Electron Devices*, 2006, **53**, pp. 356–362
- 5 Cai, Y., Zhou, Y., Chen, K.J., and Lau, K.: 'High-performance enhancement-mode AlGa<sub>N</sub>/Ga<sub>N</sub> HEMTs using fluoride-based plasma treatment', *IEEE Electron Device Lett.*, 2005, **26**, pp. 435–437
- 6 Jia, S., Cai, Y., Wang, D., Zhang, B., Lau, K., and Chen, K.: 'Enhancement-mode AlGa<sub>N</sub>/Ga<sub>N</sub> HEMTs on silicon substrate', *IEEE Trans. Electron Devices*, 2006, **53**, pp. 1474–1477
- 7 Kanamura, M., Kikkawa, T., Iwai, T., Imanishi, K., Kubo, T., and Joshin, K.: 'Enhancement-mode AlGa<sub>N</sub>/Ga<sub>N</sub> HEMTs on silicon substrate'. Proc. Tech. Dig. Int. Conf. Electron Devices, December 2005, pp. 572–575