

p-Type SiGe Transistors with Low Gate Leakage Using SiN Gate Dielectric

W. Lu, *Member, IEEE*, X. W. Wang, *Member, IEEE*, R. Hammond, A. Kuliev, *Student Member, IEEE*, S. Koester, J. O. Chu, K. Ismail, *Fellow, IEEE*, T. P. Ma, *Fellow, IEEE*, and I. Adesida, *Fellow, IEEE*

Abstract—Using high-quality jet-vapor-deposited (JVD) SiN gate dielectric, p-type SiGe transistors are fabricated on SiGe heterostructures grown by ultra-high-vacuum chemical vapor deposition (UHVCVD). For an 0.25- μm gate-length device, the gate leakage current is as small as 2.4 nA/mm at $V_{ds} = -1.0$ V and $V_{gs} = 0.4$ V. A maximum extrinsic transconductance of 167 mS/mm is measured. A unity current gain cutoff frequency of 27 GHz and a maximum oscillation frequency of 45 GHz are obtained.

I. INTRODUCTION

THE application of SiGe bandgap engineering concept to silicon technology has made possible the fabrication of devices that were previously only feasible in other material systems. Si/SiGe heterobipolar transistors with demonstrated unity current gain cutoff frequencies (f_T) and maximum oscillation frequencies (f_{MAX}) well beyond 100 GHz have promoted Si-based technologies into an area that has, so far, been an exclusive domain of III–V devices. Si/SiGe modulation-doped field effect transistors (MODFET's) have also demonstrated excellent characteristics. For p-SiGe MODFET's, an f_T of 70 GHz and an f_{MAX} of 85 GHz have been reported [1], [2]. For n-type SiGe MODFET's, an f_T of 62 GHz and an f_{MAX} of 92 GHz have been achieved [3]–[5]. However, relatively high gate leakage current hinders the usefulness of these devices [4], [6]. The insertion of an oxide insulating layer between the SiGe channel and the gate could surmount the limitation. This could make possible the realization of high-speed metal–oxide–semiconductor field effect transistor (MOSFET)-type devices which take advantage of both the superior electron and hole transport properties in strained Si/SiGe layers. So far, several groups have reported results of p- and n-type MOSFET's in which strained SiGe or Si layers were used as channels [7]–[14]. A maximum dc extrinsic transconductance (g_m) for an 0.25- μm channel length SiGe p-MOSFET of 167 mS/mm was achieved using a buried SiGe as channel, which was separated from a gate oxide dielectric by a silicon cap layer [7]. To our knowledge,

the highest reported f_T for a p-MOSFET with a modulation-doped SiGe heterostructure (MOS-MODFET) is 23 GHz [10]. Conventional thermal oxide is not an optimal candidate for gate dielectrics in SiGe MOSFET's because its high processing temperature may cause the relaxation of strained SiGe layers and segregation of Ge atoms, which would significantly degrade the gate oxide quality. Jet-vapor-deposited (JVD) oxide, deposited directly on Si at room temperature, has demonstrated excellent electronic properties [15]. To further suppress the tunneling current, high dielectric constant material, e.g., SiN_x, is an attractive candidate in place of ultrathin oxide. Ma [15] and Tseng *et al.* [16] have demonstrated that JVD nitride with 3 nm equivalent-oxide-thickness (EOT) has 100 times lower leakage than thermal oxide with the same EOT on bulk Si CMOS, and the interface stability of JVD nitride compares favorably with thermal oxide. In this letter, for the first time, we report our results on the fabrication and characterization of p-type SiGe MOS-MODFET's with ultrathin JVD nitride gate dielectric.

II. DEVICE STRUCTURE AND PROCESSING

The heterostructure was grown by ultra-high-vacuum chemical vapor deposition (UHVCVD) on an n⁻ Si substrate. The layer sequence starts with a linearly step-graded Si_(1-x)Ge_x buffer layer relaxed to the lattice constant of Si_{0.7}Ge_{0.3}. A 1- μm thick Si_{0.7}Ge_{0.3} buffer layer is followed by the modulation-doped structure consisting of, from bottom to top, a 4-nm B-doped Si_{0.7}Ge_{0.3} supply layer at a doping density of 2×10^{18} cm⁻³, a 3-nm undoped Si_{0.7}Ge_{0.3} spacer, and a 4.5-nm thick Si_(1-x)Ge_x channel graded from 0.8 to 0.7, and a 10-nm Si_{0.7}Ge_{0.3} cap layer. Compared to conventional MODFET's [1], [17], the thinner cap layer was used to guarantee that the high mobility carriers in the SiGe quantum well can be well modulated while the buried channel provides benefits such as suppression of hot-carrier injection into the gate dielectric and reduced carrier surface scattering which tend to enhance device performance and reliability. The layer exhibited a two-dimensional hole-gas mobility of 930 cm²/Vs and a hole sheet density of 2.6×10^{12} cm⁻² at room temperature.

The device processing started with the deposition of SiN using the JVD method. The details and optimization of the JVD process are presented elsewhere [15]. To densify the film, the sample received a rapid thermal annealing treatment at 500 °C for 30 s.. The temperature was kept low to prevent Ge segregation. The physical thickness of the nitride film was

Manuscript received April 7, 1999; revised June 15, 1999. This work was supported by DARPA Grant N66001-97-1-8906 (AME Program) and National Science Foundation ECS Grant 97-10418.

W. Lu, A. Kuliev, and I. Adesida are with Microelectronics Laboratory, Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, Urbana, IL 61801 USA.

X. W. Wang and T. P. Ma are with the Department of Electrical Engineering, Yale University, New Haven, CT 06520 USA.

R. Hammond, S. Koester, J. O. Chu, and K. Ismail are with the IBM T. J. Watson Research Center, Yorktown Heights, NY 10598 USA.

Publisher Item Identifier S 0741-3106(99)07850-7.




Fig. 1. Gate current as a function of gate voltage for four transistors with $L_g = 0.25, 0.5, 0.7, 1.0 \mu\text{m}$ ($W_g = 50 \mu\text{m}$) at drain bias $V_{ds} = -1.025 \text{ V}$.





Fig. 2. Gate current as a function of gate bias for a $0.25\text{-}\mu\text{m}$ gate-length device with $50\text{-}\mu\text{m}$ gate-width at drain biases of -2 V , -1.025 V , and 50 mV .


about 5 nm, which corresponded to an EOT of 3 nm. Mesa-isolation by reactive ion etching in CF_4 plasma was carried out to define the device active area. The mesa height was 240 nm. Then, the sample was passivated using 280-nm thick SiO_2 . Ohmic metallization consisting of 30-nm Pt was evaporated and lifted off after the silicon nitride in the ohmic area was etched off using buffered HF. A contact resistance of 0.2–0.3 $\Omega\text{-mm}$ was obtained after the sample was sintered in a nitrogen ambient at 350°C for 5 min. Mushroom Ti/Al/Pd gates with various gate lengths (0.25, 0.5, 0.7, and $1 \mu\text{m}$) were patterned with a trilayer resist system using electron beam lithography. The Pd was used for preventing the oxidation of aluminum. The source-drain distance is $2 \mu\text{m}$ for all devices except those with $1\text{-}\mu\text{m}$ gate length in which the source-drain distance is $3 \mu\text{m}$.

III. RESULTS AND DISCUSSION

Fig. 1 shows the gate leakage current of devices with $50\text{-}\mu\text{m}$ gate width and different gate lengths at a drain bias of -1.025 V . As expected, the gate current scales with gate length. But at reverse gate bias, the $0.7\text{-}\mu\text{m}$ device has only slightly higher gate current than the $0.5\text{-}\mu\text{m}$ device. This is probably due to slight differences in the gate-source spacings. At $V_{gs} = -1.0 \text{ V}$, the gate current density is 2.4, 3.1, 4.8, and 28.0 mA/cm^2



(a)



(b)

Fig. 3. (a) I_d - V_d characteristics, gate bias swept from -1.0 V to 0.4 V in 0.2-V steps, and (b) subthreshold drain current versus gate voltage for a device with $0.25\text{-}\mu\text{m}$ gate-length and $50\text{-}\mu\text{m}$ gate-width. The inset shows the extrinsic transconductance and drain current as a function of gate voltage at drain bias $V_{ds} = -0.8 \text{ V}$.

for $L_g = 0.25, 0.5, 0.7,$ and $1.0 \mu\text{m}$, respectively, which are much smaller than the maximum gate leakage requirement of 1 A/cm^2 imposed by the limitation of chip standby power. This shows the high quality of the JVD silicon nitride gate dielectric layer. On the other hand, no hard breakdown is observed for JVD nitride MOS capacitors under a gate bias of 7 V , which safely fulfills the requirement of the gate operation range of our devices. Fig. 2 shows gate current as a function of V_{gs} at different drain biases for a typical $0.25\text{-}\mu\text{m}$ gate-length device with a gate width of $50 \mu\text{m}$. At a drain bias V_{ds} of -50 mV , the gate leakage current is $-5.2 \times 10^{-10} \text{ A}$ and $1.4 \times 10^{-10} \text{ A}$ at gate biases, V_{gs} , of -1 V and 1 V , respectively. Compared to a conventional MODFET with a Schottky gate, this gate current is three orders of magnitude smaller than that at the same reverse bias and seven orders of magnitude smaller than that at the same forward bias [17]. Fig. 3(a) shows the dc characteristics of a typical device with $0.25\text{-}\mu\text{m}$ gate-length. The device has good pinchoff with an off-state current less than 1 mA/mm for $V_{ds} < 1 \text{ V}$. At $V_{ds} = -1.0 \text{ V}$ and $V_{gs} = 0.4 \text{ V}$, the off-state gate leakage current is only 2.4 nA/mm . So, its contribution to the subthreshold current is negligible. Therefore, the subthreshold current, shown in Fig. 3(b), is due to buffer leakage below the channel. Further reduction of drain




Fig. 4. Measured current gain ($|h_{21}|$), maximum stable gain (MSG) and maximum available gain (MAG) versus frequency for a $0.25\text{-}\mu\text{m}$ gate-length device with $100\text{-}\mu\text{m}$ gate-width biased at $V_{ds} = -0.8\text{ V}$, and $V_{gs} = -0.25\text{ V}$.

subthreshold current can be expected by optimization of layer structure design and growth. The g_m and drain current as a function of gate bias at a drain bias V_{ds} of -0.8 V are shown in the inset of Fig. 3(b). A maximum g_m of 167 mS/mm was measured at a gate bias of -0.24 V . By defining the threshold voltage (V_{th}) as the gate bias intercept of the extrapolation of I_{ds} at the point of maximum g_m , we estimate that the threshold voltage V_{th} is 0.023 V .

For RF characteristics, the S -parameters of the devices were measured in the range of $1\text{--}35\text{ GHz}$ using an HP8510B network analyzer. The current gain $|h_{21}|$, the maximum stable gain (MSG) and the maximum available gain (MAG) are plotted against frequency in Fig. 4. An $f_T = 27\text{ GHz}$ and an $f_{MAX} = 45\text{ GHz}$ were obtained at a drain bias of -0.8 V and a gate bias of -0.25 V . To our knowledge, these are the highest data reported so far for any SiGe heterojunction MOSFET's. All these attractive characteristics are attributed to the quality of layer structure and growth, high-quality gate dielectric layer deposition, and an optimized fabrication process.

IV. CONCLUSION

In this letter, we have reported the characteristics of p-type SiGe MOS transistors with JVD SiN gate dielectrics fabricated on UHV-CVD-grown SiGe heterostructures. The use of a 5-nm thick SiN film, which is equivalent to 3-nm thick oxide, demonstrated significantly low gate leakage current. For devices with $0.25\text{-}\mu\text{m}$ gate length, a maximum g_m of 167

mS/mm was obtained. An f_T of 27 GHz and an f_{MAX} of 45 GHz have been achieved. These dc and RF characteristics are comparable with state-of-art SiGe MODFET's but with much lower gate leakage current. The drain subthreshold current can be reduced by further optimization of buffer-layer growth techniques.

REFERENCES

- [1] M. Arafa, K. Ismail, J. O. Chu, B. S. Meyerson, and I. Adesida, "A 70-GHz f_T low operating bias self-aligned p-type SiGe MODFET," *IEEE Electron Device Lett.*, vol. 17, pp. 596–588, Dec. 1996.
- [2] G. Höck, T. Hackbarth, U. Ernen, E. Kohn, and U. König, "High-performance $0.25\text{-}\mu\text{m}$ p-type Ge/SiGe MODFET's," *Electron. Lett.*, vol. 34, no. 19, pp. 1888–1889, 1998.
- [3] S. J. Koester, J. O. Chu, and R. A. Groves, "High- f_T n-MODFET's fabricated on Si/SiGe heterostructures grown by UHV-CVD," *Electron. Lett.*, vol. 35, pp. 86–87, 1999.
- [4] M. Glück, T. Hackbarth, U. König, A. Haas, G. Höck, and E. Kohn, "High f_{MAX} n-type Si/SiGe MODFET's," *Electron. Lett.*, vol. 33, no. 4, pp. 335–337, 1997.
- [5] U. König, M. Glück, and G. Höck, "Si/SiGe field-effect transistors," *J. Vac. Sci. Technol. B*, vol. 16, no. 5, pp. 2609–1614, 1998.
- [6] K. Ismail, B. S. Meyerson, S. Rishton, J. Chu, S. Nelson, and J. Nocera, "High-transconductance n-type Si/SiGe modulation-doped field-effect transistors," *IEEE Electron Device Lett.*, vol. 13, pp. 229–231, May 1992.
- [7] V. P. Kesan *et al.*, "High-performance $0.25\text{-}\mu\text{m}$ p-MOSFET's with silicon-germanium channels for 300 K and 77 K operation," in *IEDM Tech. Dig.*, 1991, pp. 25–28.
- [8] D. K. Nayak, J. C. S. Woo, J. S. Park, K. L. Wang, and K. P. MacWilliams, "Enhancement-mode quantum-well $\text{Ge}_x\text{Si}_{1-x}$ PMOS," *IEEE Electron Device Lett.*, vol. 12, pp. 154–156, April 1991.
- [9] S. Verdonckt-Vandebroek *et al.*, "High-mobility modulation-doped graded SiGe-channel p-MOSFET's," *IEEE Electron Device Lett.*, vol. 12, no. 8, pp. 447–449, 1991.
- [10] B. Bhauumik, Y. Shacham-Diamand, J. P. Noel, J. Bevk, and L. C. Feldman, "23 GHz room temperature SiGe quantum well p-MOSFET's," in *Proc. Int. Semiconduct. Dev. Res. Symp.*, 1993, pp. 349–352.
- [11] P. W. Li, E. S. Yang, Y. F. Yang, J. O. Chu, and B. S. Meyerson, "SiGe pMOSFET's with gate oxide fabricated by microwave electron cyclotron resonance plasma processing," *IEEE Electron Device Lett.*, vol. 15, pp. 402–405, Oct. 1994.
- [12] K. Rim, J. Welsler, J. L. Hoyt, and J. F. Gibbons, "Enhanced hole mobilities in surface-channel strained-Si p-MOSFET's," in *IEDM Tech. Dig.*, 1995, pp. 517–520.
- [13] D. P. Nayak, K. Goto, A. Yutani, J. Murota, and Y. Shiraki, "High-mobility strained-Si PMOSFET's," *IEEE Trans. Electron Devices*, vol. 43, pp. 1709–1716, Oct. 1996.
- [14] C. K. Maiti, L. K. Bera, S. S. Dey, D. K. Nayak, and Chakrabarti, "Hole mobility enhancement in strained-Si p-MOSFET's under high vertical field," *Solid-State Electron.*, vol. 41, no. 12, pp. 1863–1869, 1997.
- [15] T. P. Ma, "Making silicon nitride film a viable gate dielectric," *IEEE Trans. Electron Devices*, vol. 45, pp. 680–690, Mar. 1998.
- [16] H. H. Tseng *et al.*, "Application of JVD nitride gate dielectric to a $0.35\text{-}\mu\text{m}$ CMOS process for reduction of gate leakage current and boron penetration," in *IEDM Tech. Dig.*, 1997, pp. 647–650.
- [17] M. Arafa, P. Fay, K. Ismail, J. O. Chu, B. S. Meyerson, and I. Adesida, "DC and RF performance of $0.25\text{-}\mu\text{m}$ p-type SiGe MODFET," *IEEE Electron Device Lett.*, vol. 17, pp. 449–451, Sept. 1996.